HT2012

HART Modem FSK 1200 bps.

**Description**

The HT2012 is a CMOS modem designed for HART field instruments and associated interfaces. This component requires some external active and passive elements to provide the functions needed to satisfy HART physical layer requirements including modulation, demodulation, receive filtering, carrier detect, and transmit signal shaping.

The HT2012 is ideal for low power field instruments (4 to 20mA) and can be used also for computer interfaces for data acquisition and control. It uses phase continuous frequency shift keying (FSK) at 1200 bits per second as specified in HART protocol. It works in half duplex mode in order to save power.

**Features**

- Ideal for HART field instruments, configurators, data acquisition and digital control.
- Bell 202 FSK at 1200 and 2200 Hz, nominal 1200 bits per second, half duplex.
- CMOS technology, working from 3.0 to 5.5V Power Supply, extra low current 40uA.
- Transmit wave shaping, receiver band pass filter, with few external components.
- Work with most micro controllers available in the market, I/O CMOS/TTL compatible.
- Industrial temperature -40 to 85C, Pb-Free chip packaging.
- Based on HART physical layer.
The purpose of this document is to assist with the setup, installation, operation and maintenance of the HT2012 as well as providing technical specifications and basic data, for further information about this product can be found at www.springnes.com

Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 - General information</td>
<td>02</td>
</tr>
<tr>
<td>2 - Functional Description</td>
<td>04</td>
</tr>
<tr>
<td>3 - Modem Characteristics</td>
<td>05</td>
</tr>
<tr>
<td>4 - Electrical Characteristics</td>
<td>08</td>
</tr>
<tr>
<td>5 - General Notes</td>
<td>09</td>
</tr>
<tr>
<td>6 - Mechanical Specification</td>
<td>12</td>
</tr>
</tbody>
</table>

1 General Information

The HT2012 HART® (Highway Addressable Remote Transducer) is a single chip CMOS low power FSK modem which operates at the Bell 202 standard. It is designed to provide HART® communication capabilities in process control instrumentation and other low power equipment, and provides a low cost, reliable single chip modem capability conforming to the HART® Physical Layer.

The HT2012 is ideal for factory automation, process control, and other applications that require low power such as intrinsically safe environments. The modem circuitry is digital, and includes both modulating and demodulating functions. The HT2012 is designed for use with external circuits that amplify, filter, and shape the media signals, operates from a single 3.3 to 5.0 Volts power supply, and requires an externally generated clock of 460.8 kHz.

The HT2012's operation is half duplex, with the modulator and demodulator controlled by the INRTS pin. It operates at the Bell 202 standard upper (forward) bit rate of 1200 bits per second, and uses Bell 202 standard nominal shift frequencies of 1200 Hz and 2200 Hz. An active low carrier detect output and 19.2 kHz clock output are provided in a 28 pin Plastic Leaded Chip Carrier (PLCC) package (See Figure 1). With proper media conditioning, the HT2012 can communicate with other commercial Bell 202 modem without either external adjustments or special biasing.
### Table 1. PIN DESCRIPTION

<table>
<thead>
<tr>
<th>Signal</th>
<th>Type</th>
<th>PLCC Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>−</td>
<td>1</td>
<td>+3.3 to 5.0 Vdc power supply</td>
</tr>
<tr>
<td>019_2k</td>
<td>Output</td>
<td>2</td>
<td>User Clock (16x bit rate. Nominally 19.2 kHz)</td>
</tr>
<tr>
<td>OCD</td>
<td>Output</td>
<td>3</td>
<td>Carrier Detect (Low (0) when carrier present)</td>
</tr>
<tr>
<td>IRXA</td>
<td>Input</td>
<td>4</td>
<td>Demodulator Input (accepts 1200 or 2200 Hz square wave modulated carrier)</td>
</tr>
<tr>
<td>NC</td>
<td>−</td>
<td>5-12</td>
<td>No internal connection</td>
</tr>
<tr>
<td>Input TEST1</td>
<td>Input</td>
<td>13</td>
<td>Test Input One (Must be connected to VSS during normal operation)</td>
</tr>
<tr>
<td>ORXD</td>
<td>Output</td>
<td>14</td>
<td>Demodulator Output. Provides a logical 1 in response to a 1200 Hz FSK square wave signal at IRXA; a logical 0 to 2200 Hz. Demodulation only takes place when INRTS is high (1). ORXD output is undefined when INRTS is low (0)</td>
</tr>
<tr>
<td>VSS</td>
<td>−</td>
<td>15</td>
<td>Power Supply Ground</td>
</tr>
<tr>
<td>OTXA</td>
<td>Output</td>
<td>16</td>
<td>Modulated Output. Provides a 1200 Hz square wave FSK output in response to a logical (1); 2200 Hz in response to a logical (0). Active when INRTS is low (0). Goes to high impedance state when INRTS is high (1)</td>
</tr>
<tr>
<td>INRTS</td>
<td>Input</td>
<td>17</td>
<td>Request To Send. Selects operation of modulator when low (0); demodulator when high (1). Causes OTXA to go to high impedance state when high (1)</td>
</tr>
<tr>
<td>NC</td>
<td>−</td>
<td>18-25</td>
<td>No internal connection</td>
</tr>
<tr>
<td>Input TEST0</td>
<td>Input</td>
<td>26</td>
<td>Test Input Zero. Must be connected to VSS during normal operation</td>
</tr>
<tr>
<td>ITXD</td>
<td>Input</td>
<td>27</td>
<td>Modulator Input. Accepts input data (logical 0 or 1) for carrier output modulation at OTXA</td>
</tr>
<tr>
<td>I460k</td>
<td>Input</td>
<td>28</td>
<td>Input Clock. Clocks modem circuits. Frequency is nominally 460.8 kHz</td>
</tr>
</tbody>
</table>

![Figure 1 - Pin Out Packages](image-url)
2 Functional Description

The HT2012 has four major function blocks: carrier detect, clock/timing, modulation, and demodulation. The nominal bit rate is 1200 bits per second. The HT2012 uses shift frequencies of nominally 1200 Hz (mark = binary 1) and 2200 Hz (space = binary 0).

Clocks

A digital input frequency of 460.8 kHz is accepted from an external source, and is used to generate several internal clocks. All circuit operations can be performed with a master clock frequency of 460.8 kHz. This frequency is significantly lower than clock frequencies used by other single chip modems and results in lower power requirements. Power consumption is further reduced by various sections of the modem being shut down (not clocked) when not in use.

One internal clock at a nominal frequency of 19.2 kHz is brought to an output pin, enabling reconstruction of the data in external circuits.

Demodulator

The demodulator accepts an FSK signal at its IRXA input and reproduces the original modulating signal at the ORXD output. Both input and output signals are digital.

Modulator

Digital data in NRZ form is accepted at the ITXD input. An FSK modulated signal is generated at the OTXA output. The modulator provides phase continuous modulation. The phase angle of the modulated signal is preserved when switching between shift frequencies.

Carrier Detect

The nominal bit rate is 1200 bits per second. The HT2012 uses shift frequencies of nominally 1200 Hz (mark) and 2200 Hz (space).

If the measured interval time falls outside these limits for a period of time after the carrier has been detected carrier detect output is not asserted.
3 Modem Characteristics

The HT2012 incorporates a Bell 202 compatible 1200 baud modem which implements Frequency Shift Keying (FSK) techniques used to transfer data. A 1200 Hz tone represents a mark while a 2200 Hz tone represents a space. The half duplex operation permits data rates up to 1200 bits per second in both transmit and receive modulation modes.

The HT2012 HART® modem has four main subsections: carrier detect, clock/timing, modulation, and demodulation.

**Carrier Detect**

The carrier detect output is active low whenever a valid carrier tone between 1000 and 2575 Hz (inclusive) is detected. Detection occurs when timed transitions remain within the band of the 1200 and 2200 Hz periods for 40 nanoseconds to 1 Bit time. A loss of carrier for 1 millisecond or more causes the carrier detect line to go inactive high (1).

**Carrier Detect Frequency Range:**

1000 Hz to 2575 Hz
The range of frequencies applied at IRXA over which OCD must go low (0).

**Time from Carrier Input to Carrier Detect:**

40 nanoseconds (Minimum) 1 bit time (Maximum)
The time from the start of a valid carrier signal at IRXA until OCD goes to logical low (0).

**Time From Carrier Loss to Carrier Undetect:**

1.68 milliseconds (Maximum)
The time from the lose of a valid carrier signal at IRXA until OCD goes to a logical high (1).

**Conditions:**

1. Clock frequency of 460.8 kHz +/- 0.1%
2. Input (IRXA) asymmetry maximum of 5.0%

**Clocking and Timing:**

The HT2012 requires a 460.8 kHz clock to generate all internal and external timing and control signals. Internal clocks are turned off when a section is not being used to minimize power requirements. The 460.8 kHz input frequency further reduces power requirements compared to most other modem chips that require higher input clock frequencies.
A 19.2 kHz signal is brought outside the HT2012 to support reconstructing data external to the chip. This is the same signal used internally to synchronize operations and is useful for designers who want to preserve that synchronization externally.

The 460.8 kHz clock is divided to generate 1200 and 2200 Hz mark and space frequencies. Dividing by 3 generates 153.6 kHz and dividing by 5.5 generates 83.8 kHz. A common divide by 70 then yields 2194.3 and 1196.9 Hz respectively, resulting in a small phase error of 9.5 degrees and 5.2 degrees (See Figure 2).

**User Clock Frequency:**

Nominal 19.2 kHz  
Proportional to the 460.8 kHz clock at I460K

**Modulator**

The modulator takes data to transmit and modulates it as either 1200 Hz (mark) a 2200 Hz (space). The input signal to transmit is applied to the ITXD pin as an NRZ digital signal. The output on the OTXA pin is the FSK modulated signal and is ready to be connected by the line driver and cable interface circuitry.

An important feature of the modulator is its preservation of the phase integrity of each frequency when switching between frequencies. This enables accurate reconstruction of the original modulating signal at the output of the demodulator (See Figure 4).

The clock/timing section generates timing and reference frequencies for the modulator. Output transitions are examined as to when they occur, limiting the maximum accumulated timing error to 12 microseconds, the period of the slower modulation frequency.
**Modulator Output Frequency (at OTXA pin):**

- 2194.3 Hz - Nominal High Frequency (space).
- 1196.9 Hz - Nominal Low Frequency (mark).

Modulator output frequencies are proportional to the input clock frequency.

**Modulator Phase Continuity Error: Maximum +/- 10 degrees**

**Demodulator**

The input signal from the IRXA pin is a digital pulse train consisting of the FSK modulated square waves. The demodulated data stream is buffered at the ORXD pin as a digital output signal (See Figure 3).

![Figure 3. Typical Demodulator Signal](image)

**Maximum Demodulator Jitter:**

+/- 12% of one bit time

**Conditions:**

1. Input frequencies at 1200 Hz +/- 10 Hz; 2200 Hz +/- 20 Hz
2. Clock frequency of 460.8 kHz +/- 0.1%
3. Input (IRXA) asymmetry = 0
4 Electrical Characteristics

Table 2. Electrical Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Storage temperature</td>
<td>TSTG</td>
<td>-65</td>
<td>+150</td>
<td>0°C</td>
</tr>
<tr>
<td>Operating free-air temperature</td>
<td>TA</td>
<td>-40</td>
<td>+85</td>
<td>0°C</td>
</tr>
<tr>
<td>Supply voltage (non-operating)</td>
<td>VDD</td>
<td>7</td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

Table 3. AC Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock frequency</td>
<td>480.8 kHz +/- 0.1%</td>
</tr>
<tr>
<td>Clock pulse widths</td>
<td>150 nanoseconds min. (high and low levels)</td>
</tr>
<tr>
<td>Clock rise and fall time</td>
<td>10 nanoseconds (max.)</td>
</tr>
<tr>
<td>IRXA input rise and fall time</td>
<td>200 nanoseconds (max.)</td>
</tr>
<tr>
<td>Other inputs rise and fall time</td>
<td>50 nanoseconds (max.)</td>
</tr>
<tr>
<td>Output rise and fall time</td>
<td>10 nanoseconds (max.)</td>
</tr>
</tbody>
</table>

Notes:

1. All conditions apply over the full operating temperature range with 5.0 volt supply voltage.
2. Power should be disconnected before inserting or removing device.
3. Store device in conductive foam with all pins shunted to avoid damage from electrostatic discharge.
4. Avoid application of voltage or stresses over the maximum ratings.

Table 4. Operating Conditions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>Supply voltage</td>
<td>3.0</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIN</td>
<td>Input voltage</td>
<td>VSS - 0.3</td>
<td>VDD +0.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Logical 1 input voltage</td>
<td>2.0</td>
<td>VDD +0.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td>Logical 0 input voltage</td>
<td>VSS - 0.3</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output low voltage</td>
<td>0.4</td>
<td>V</td>
<td></td>
<td>Output sink current (4.0mA)</td>
</tr>
<tr>
<td>VCH</td>
<td>Output high voltage</td>
<td>2.4</td>
<td>VDD - 0.3</td>
<td>V</td>
<td>Output source current (4.0mA)</td>
</tr>
<tr>
<td>IDD*</td>
<td>Supply current during demodulation</td>
<td>40</td>
<td>μA</td>
<td></td>
<td>@ 5.0v</td>
</tr>
<tr>
<td>IDD*</td>
<td>Supply current during modulation</td>
<td>80</td>
<td>μA</td>
<td></td>
<td>@ 5.0v</td>
</tr>
<tr>
<td>IIN</td>
<td>Input leakage current</td>
<td>+/- 1</td>
<td>μA</td>
<td></td>
<td>typical</td>
</tr>
<tr>
<td>ITO</td>
<td>High impedance output leakage current</td>
<td>+/- 10</td>
<td>μA</td>
<td></td>
<td>typical</td>
</tr>
<tr>
<td>ICIN</td>
<td>Input capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td>typical</td>
</tr>
</tbody>
</table>

* 50pF load to all outputs; all input rise and fall times satisfied; clock frequency = 460.8 kHz +/- 0.1%
5 General Notes

The HT2012 is designed for use as a peripheral device to a local microprocessor or microcontroller. All interface lines are digital and can directly connect to CMOS or TTL level components. The HT2012 requires two interfaces; one to the local microprocessor or microcontroller, and a second to the medium (See Figure 5).

![Figure 5. Typical Hardware Design](image)

Microprocessor Interfacing

In its simplest form, the HT2012 is either in the transmit mode or the receive mode depending on the state of the \texttt{INRTS} control signal from the local microprocessor.
If INRTS is logic 0, the modulator is enabled and transmit data is modulated and output on the OXTA pin. The demodulator section is turned off to save power.

If INRTS is logic 1, the demodulator is enabled and the demodulated data from the IRXA pin is output to the ORXD pin. The modulator is turned off to save power.

When the demodulator is active, the carrier detect line (OCD pin) is active low when a valid carrier is present, and inputting demodulated data can begin.

**Note:**

When the HT2012 is in transmit mode (INRTS = 0) the OCD carrier detect pin is active low because it is still sensing the activity of the carrier being transmitted. In this case, even though the carrier detect is active low, no modulated data is available from the ORXD pin.

**Medium Interfacing**

A typical application will send transmitted data over a signal medium and receive data over the same medium in a half duplex mode. The signal medium interface will vary and in most cases will contain an input bandpass filter as well as an output wave shaping filter (See Figure 6).
The input filter consists of a bandpass filter and a square wave shaper to regenerate the digital square waves to the HT2012. The square wave shaper is a comparator which functions as a zero cross detector. The comparator has a threshold set at half signal level, squaring the input signals and regenerating the sharp edges required by digital circuits. The timing characteristics of the originally transmitted signal are preserved for the accurate decoding of Manchester data.

The bandpass filter is used to reduce induced noise on the received signal, and is needed to smooth sharp transitions and eliminate high frequency components of the input signal. The pass band starts at around 1200 Hz and cuts off at around 2200 Hz. Depending on the signal medium and transmit signal levels, front end gain might be required before applying the signal to the bandpass filter.

The output wave shaping filter functions as a current to voltage modulator and smoothes transition edges to minimize spurious frequencies and harmonics over the transmission lines. This helps eliminate false triggers at the remote receiver due to noise centered on the transition threshold. A simple integrator can be used, depending on the medium interface. In some applications an output filter is not required if the transmission medium can accept square waves directly without inducing or radiating unacceptable levels of noise.

An important characteristic of both filter designs is that they exhibit relatively constant phase delays over the operating bandwidth. This helps assure accurate timing characteristics for the regenerated demodulated signal (See Figure 7).

![Figure 7. Phase Shift Vs. Frequency Curve](image-url)
6 Mechanical Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Min.</th>
<th>Nom.</th>
<th>Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>.165</td>
<td>.172</td>
<td>.180</td>
</tr>
<tr>
<td>A1</td>
<td>.099</td>
<td>.101</td>
<td>.110</td>
</tr>
<tr>
<td>D</td>
<td>.485</td>
<td>.490</td>
<td>.495</td>
</tr>
<tr>
<td>D1</td>
<td>.450</td>
<td>.452</td>
<td>.455</td>
</tr>
<tr>
<td>D2</td>
<td>.390</td>
<td>.420</td>
<td>.430</td>
</tr>
<tr>
<td>D3</td>
<td>.300 REF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>.485</td>
<td>.490</td>
<td>.495</td>
</tr>
<tr>
<td>E1</td>
<td>.450</td>
<td>.452</td>
<td>.455</td>
</tr>
<tr>
<td>E2</td>
<td>.390</td>
<td>.420</td>
<td>.430</td>
</tr>
<tr>
<td>E3</td>
<td>.300 REF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>.050 BSC</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 11. 28-pin PLCC Mechanical Specification